module debounser(clock,choice,choice3);

input clock;
input choice;

output choice3;

reg choice1,choice2;
wire choice3;

//rangkaian choice
always @(posedge clock)
       choice1<=choice;

always @(posedge clock)
       choice2<=~choice1;

assign choice3=choice1 & choice2;

endmodule
