Model {
  Name			  "logic"
  Version		  5.0
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ExecutionOrder	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed May 18 16:05:39 2005"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "WinXp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed May 18 16:22:17 2005"
  ModelVersionFormat	  "1.%<AutoIncrement:13>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  RTWExpressionDepthLimit 5
  SimulationMode	  "normal"
  Solver		  "ode45"
  SolverMode		  "Auto"
  StartTime		  "0.0"
  StopTime		  "10.0"
  MaxOrder		  5
  MaxStep		  "auto"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "auto"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  on
  MaxDataPoints		  "1000"
  SignalLoggingName	  "sigsOut"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  on
  ConditionallyExecuteInputs on
  ParameterPooling	  on
  OptimizeBlockIOStorage  on
  ZeroCross		  on
  AssertionControl	  "UseLocalSettings"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWSystemTargetFile	  "grt.tlc"
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      ShowAdditionalParam     off
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "logic"
    Location		    [2, 80, 1022, 713]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [302, 18, 353, 68]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      xilinxfamily	      "Virtex2"
      part		      "xc2v1000"
      speed		      "-4"
      package		      "bg575"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "A"
      Position		      [100, 105, 130, 135]
      ShowAdditionalParam     on
    }
    Block {
      BlockType		      Constant
      Name		      "B"
      Position		      [100, 185, 130, 215]
      ShowAdditionalParam     on
      OutDataTypeMode	      "double"
    }
    Block {
      BlockType		      Constant
      Name		      "C"
      Position		      [100, 260, 130, 290]
    }
    Block {
      BlockType		      Constant
      Name		      "D"
      Position		      [100, 345, 130, 375]
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      Ports		      [1]
      Position		      [730, 130, 820, 160]
      FontSize		      10
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      Ports		      [1]
      Position		      [730, 200, 820, 230]
      FontSize		      10
      Decimation	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In"
      Ports		      [1, 1]
      Position		      [165, 264, 220, 286]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In1"
      Ports		      [1, 1]
      Position		      [165, 349, 220, 371]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In2"
      Ports		      [1, 1]
      Position		      [165, 189, 220, 211]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In3"
      Ports		      [1, 1]
      Position		      [160, 109, 215, 131]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [655, 134, 710, 156]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [655, 204, 710, 226]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [245, 183, 295, 217]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      Ports		      [1, 1]
      Position		      [465, 118, 515, 152]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical"
      Ports		      [3, 1]
      Position		      [390, 113, 435, 157]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "NAND"
      inputs		      "3"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical1"
      Ports		      [2, 1]
      Position		      [310, 223, 355, 267]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical2"
      Ports		      [2, 1]
      Position		      [310, 293, 355, 337]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "NAND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical3"
      Ports		      [2, 1]
      Position		      [580, 123, 625, 167]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "NAND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Line {
      SrcBlock		      "A"
      SrcPort		      1
      DstBlock		      "Gateway In3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "B"
      SrcPort		      1
      DstBlock		      "Gateway In2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "C"
      SrcPort		      1
      DstBlock		      "Gateway In"
      DstPort		      1
    }
    Line {
      SrcBlock		      "D"
      SrcPort		      1
      DstBlock		      "Gateway In1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In2"
      SrcPort		      1
      DstBlock		      "Inverter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In3"
      SrcPort		      1
      DstBlock		      "Logical"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      Points		      [15, 0; 0, -65]
      DstBlock		      "Logical"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway In"
      SrcPort		      1
      Points		      [10, 0; 0, 30; 20, 0]
      Branch {
	DstBlock		"Logical2"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"Logical1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway In1"
      SrcPort		      1
      Points		      [10, 0; 0, -35; 45, 0]
      Branch {
	DstBlock		"Logical2"
	DstPort			2
      }
      Branch {
	Points			[0, -70]
	DstBlock		"Logical1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Logical1"
      SrcPort		      1
      Points		      [5, 0; 0, -95]
      DstBlock		      "Logical"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Logical"
      SrcPort		      1
      DstBlock		      "Inverter1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical2"
      SrcPort		      1
      Points		      [205, 0]
      DstBlock		      "Logical3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Inverter1"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Logical3"
	DstPort			1
      }
      Branch {
	Points			[0, 80]
	DstBlock		"Gateway Out1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Logical3"
      SrcPort		      1
      DstBlock		      "Gateway Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Display1"
      DstPort		      1
    }
    Line {
      Points		      [725, 145]
      DstBlock		      "Display"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ^ @   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    &    <V%V960    .    L @   8    ("
"     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D"
"        8V]M<&EL871I;VX #@   -@#   &    \"     (         !0    @    !     0  "
"  $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L="
"70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S      "
"      9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    0     8    "
"(    !          %    \"     $    '     0         $    #@   '0 80!R &< 90!T #$"
"    .    0 $   8    (     @         %    \"     $    !     0         %  0 !P "
"   $    .    :V5Y<P   '9A;'5E<P    X   !X    !@    @    !          4    (    "
" 0    $    !          X   !(    !@    @    $          4    (     0    L    ! "
"         0    6    2 !$ $P ( !. &4 = !L &D <P!T    #@   '     &    \"     $  "
"       !0    @    !     0    $         #@   $     &    \"     0         !0   "
" @    !    !P    $         !     X   !T &$ <@!G &4 =  Q    #@   #     &    \""
"     0         !0    @    !     0    $         !  \" #$    .    .     8    ( "
"   !          %    \"     $    #     0         $    !@   &\\ 9@!F    #@   &  "
"   &    \"     0         !0    @    !    %P    $         !    \"X   !% '8 90!"
"R 'D =P!H &4 <@!E \"  :0!N \"  4P!U &( 4P!Y ', = !E &T    .    8     8    (  "
"  !          %    \"     $    8     0         $    ,    $$ 8P!C &\\ <@!D &D ;"
"@!G \"  = !O \"  0@!L &\\ 8P!K \"  30!A ', :P!S  X    X    !@    @    $      "
"    4    (     0    ,    !          0    &    ;P!F &8    .    > 0   8    (   "
"  @         %    \"     $    !     0         %  0 \"     $    (    =&%R9V5T,0"
" .    , 0   8    (     @         %    \"     $    !     0         %  0 $     "
"$   #     >&EL:6YX9F%M:6QY     '!A<G0               !S<&5E9               <&%"
"C:V%G90           '-Y;G1H97-I<U]T;V]L  !D:7)E8W1O<GD         =&5S=&)E;F-H    "
"     '-Y<V-L:U]P97)I;V0   !C;W)E7V=E;F5R871I;VX <G5N7V-O<F5G96X      &5V86Q?9"
"FEE;&0       !C;&]C:U]L;V,         #@   $     &    \"     0         !0    @  "
"  !    !P    $         !     X   !6 &D <@!T &4 >  R    #@   $     &    \"    "
" 0         !0    @    !    \"     $         !    !    !X &, ,@!V #$ ,  P #  #"
"@   #     &    \"     0         !0    @    !     @    $         !  $ \"T -  ."
"    0     8    (    !          %    \"     $    %     0         $    \"@   &("
" 9P U #< -0         .    .     8    (    !          %    \"     $    #     0 "
"        $    !@   %@ 4P!4    #@   $@    &    \"     0         !0    @    !   "
" \"0    $         !    !(    N \"\\ ;@!E '0 ; !I ', =          .    .     8  "
"  (    !          %    \"     $    #     0         $    !@   &\\ 9@!F    #@  "
" #@    &    \"     0         !0    @    !     P    $         !     8    Q #  "
",     X   !@    !@    @    $          4    (     0   !@    !          0    P "
"   00!C &, ;P!R &0 :0!N &< ( !T &\\ ( !\" &P ;P!C &L ( !- &$ <P!K ', #@   #@ "
"   &    \"     0         !0    @    !     P    $         !     8   !O &8 9@  "
"  X    P    !@    @    $          4    (     0    $    !          0  @ P    #"
"@   #     &    \"     0         !0    @               $         !          "
  }
}
