Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/MATLAB6p5/work/xalone2/alone2_pkgs.vhd in Library work.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/MATLAB6p5/work/xalone2/alone2_pkgs.vhd in Library work.
Architecture conv_pkg of Entity conv_pkg is up to date.
Compiling vhdl file C:/MATLAB6p5/work/xalone2/alone2_files.vhd in Library work.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <xlclkprobe> (Architecture <behavior>) compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <xlclockgenerator> (Architecture <structural>) compiled.
Entity <xlsl2slv> (Architecture <behavior>) compiled.
Entity <xlslv2sl> (Architecture <behavior>) compiled.
Entity <synth_addsub> (Architecture <behavior>) compiled.
Entity <alone2_addsub1> (Architecture <behavior>) compiled.
Entity <alone2_kd> (Architecture <behavior>) compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <alone2> (Architecture <structural>) compiled.
Entity <alone2_clock_driver> (Architecture <structural>) compiled.
Compiling vhdl file C:/MATLAB6p5/work/xalone2/alone2_clk_wrapper.vhd in Library work.
Architecture structural of Entity alone2_clk_wrapper is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <alone2_clk_wrapper> (Architecture <structural>).
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_clk_wrapper.vhd line 105: Unconnected output port 'fakeoutforxst' of component 'xlclkprobe'.
Entity <alone2_clk_wrapper> analyzed. Unit <alone2_clk_wrapper> generated.

Analyzing Entity <alone2> (Architecture <structural>).
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2370: Unconnected input port 'c_in' of component 'alone2_addsub1' is tied to default value.
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2370: Unconnected output port 'c_out' of component 'alone2_addsub1'.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2425: Unconnected input port 'c_in' of component 'alone2_addsub1' is tied to default value.
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2425: Unconnected output port 'c_out' of component 'alone2_addsub1'.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2480: Unconnected input port 'c_in' of component 'alone2_addsub1' is tied to default value.
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2480: Unconnected output port 'c_out' of component 'alone2_addsub1'.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2535: Unconnected input port 'c_in' of component 'alone2_addsub1' is tied to default value.
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2535: Unconnected output port 'c_out' of component 'alone2_addsub1'.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2642: Unconnected input port 'core_ce' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2642: Unconnected input port 'core_clr' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2642: Unconnected input port 'core_clk' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2699: Unconnected input port 'core_ce' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2699: Unconnected input port 'core_clr' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2699: Unconnected input port 'core_clk' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2756: Unconnected input port 'core_ce' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2756: Unconnected input port 'core_clr' of component 'alone2_kd' is tied to default value.
WARNING:Xst:752 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 2756: Unconnected input port 'core_clk' of component 'alone2_kd' is tied to default value.
Entity <alone2> analyzed. Unit <alone2> generated.

Analyzing generic Entity <alone2_addsub1> (Architecture <behavior>).
	core_name0 = "adder_subtracter_spartan2_6_0_20d492340947cbb3"
	a_width = 8
	a_bin_pt = 4
	a_arith = 2
	c_in_width = 16
	c_in_bin_pt = 4
	c_in_arith = 1
	c_out_width = 16
	c_out_bin_pt = 4
	c_out_arith = 1
	b_width = 8
	b_bin_pt = 4
	b_arith = 2
	s_width = 9
	s_bin_pt = 4
	s_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	full_s_width = 9
	full_s_arith = 2
	mode = 2
	extra_registers = 0
	latency = 0
	quantization = 1
	overflow = 1
	c_a_width = 9
	c_b_width = 9
	c_a_type = 0
	c_b_type = 0
	c_add_mode = 1
	c_has_s = 1
	c_has_q = 0
	c_has_sclr = 0
	c_has_ce = 0
	c_latency = 0
	c_output_width = 9
	c_enable_rlocs = 1
	c_has_c_in = 0
	c_has_b_in = 0
	c_has_c_out = 0
	c_has_q_c_out = 0
	c_has_b_out = 0
	c_has_q_b_out = 0
	c_has_q_ovfl = 0
	c_has_ovfl = 0
	core = <u>1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_addsub1> analyzed. Unit <alone2_addsub1> generated.

Analyzing generic Entity <alone2_addsub1> (Architecture <behavior>).
	core_name0 = "adder_subtracter_spartan2_6_0_23786a6ca9307430"
	a_width = 24
	a_bin_pt = 14
	a_arith = 2
	c_in_width = 16
	c_in_bin_pt = 4
	c_in_arith = 1
	c_out_width = 16
	c_out_bin_pt = 4
	c_out_arith = 1
	b_width = 25
	b_bin_pt = 8
	b_arith = 2
	s_width = 32
	s_bin_pt = 14
	s_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	full_s_width = 32
	full_s_arith = 2
	mode = 1
	extra_registers = 0
	latency = 0
	quantization = 1
	overflow = 1
	c_a_width = 32
	c_b_width = 32
	c_a_type = 0
	c_b_type = 0
	c_add_mode = 0
	c_has_s = 1
	c_has_q = 0
	c_has_sclr = 0
	c_has_ce = 0
	c_latency = 0
	c_output_width = 32
	c_enable_rlocs = 1
	c_has_c_in = 0
	c_has_b_in = 0
	c_has_c_out = 0
	c_has_q_c_out = 0
	c_has_b_out = 0
	c_has_q_b_out = 0
	c_has_q_ovfl = 0
	c_has_ovfl = 0
	core = <u>1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_addsub1> analyzed. Unit <alone2_addsub10> generated.

Analyzing generic Entity <alone2_addsub1> (Architecture <behavior>).
	core_name0 = "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0"
	a_width = 8
	a_bin_pt = 4
	a_arith = 2
	c_in_width = 16
	c_in_bin_pt = 4
	c_in_arith = 1
	c_out_width = 16
	c_out_bin_pt = 4
	c_out_arith = 1
	b_width = 16
	b_bin_pt = 8
	b_arith = 2
	s_width = 16
	s_bin_pt = 8
	s_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	full_s_width = 17
	full_s_arith = 2
	mode = 1
	extra_registers = 0
	latency = 0
	quantization = 1
	overflow = 1
	c_a_width = 17
	c_b_width = 17
	c_a_type = 0
	c_b_type = 0
	c_add_mode = 0
	c_has_s = 1
	c_has_q = 0
	c_has_sclr = 0
	c_has_ce = 0
	c_latency = 0
	c_output_width = 17
	c_enable_rlocs = 1
	c_has_c_in = 0
	c_has_b_in = 0
	c_has_c_out = 0
	c_has_q_c_out = 0
	c_has_b_out = 0
	c_has_q_b_out = 0
	c_has_q_ovfl = 0
	c_has_ovfl = 0
	core = <u>1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_addsub1> analyzed. Unit <alone2_addsub11> generated.

Analyzing generic Entity <alone2_addsub1> (Architecture <behavior>).
	core_name0 = "adder_subtracter_spartan2_6_0_76b75f709cf09b35"
	a_width = 32
	a_bin_pt = 14
	a_arith = 2
	c_in_width = 16
	c_in_bin_pt = 4
	c_in_arith = 1
	c_out_width = 16
	c_out_bin_pt = 4
	c_out_arith = 1
	b_width = 32
	b_bin_pt = 24
	b_arith = 2
	s_width = 8
	s_bin_pt = 4
	s_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	full_s_width = 43
	full_s_arith = 2
	mode = 1
	extra_registers = 0
	latency = 0
	quantization = 1
	overflow = 1
	c_a_width = 43
	c_b_width = 43
	c_a_type = 0
	c_b_type = 0
	c_add_mode = 0
	c_has_s = 1
	c_has_q = 0
	c_has_sclr = 0
	c_has_ce = 0
	c_latency = 0
	c_output_width = 43
	c_enable_rlocs = 0
	c_has_c_in = 0
	c_has_b_in = 0
	c_has_c_out = 0
	c_has_q_c_out = 0
	c_has_b_out = 0
	c_has_q_b_out = 0
	c_has_q_ovfl = 0
	c_has_ovfl = 0
	core = <u>1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_addsub1> analyzed. Unit <alone2_addsub12> generated.

Analyzing generic Entity <xldelay> (Architecture <behavior>).
	d_width = 8
	d_bin_pt = 4
	d_arith = 2
	q_width = 8
	q_bin_pt = 4
	q_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	rst_arith = 1
	latency = 1
	reg_retiming = <u>0
Entity <xldelay> analyzed. Unit <xldelay> generated.

Analyzing generic Entity <synth_reg> (Architecture <structural>).
	width = 8
	latency = 1
Entity <synth_reg> analyzed. Unit <synth_reg> generated.

Analyzing generic Entity <srl17e> (Architecture <structural>).
	width = 8
	latency = 1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <srl17e> analyzed. Unit <srl17e> generated.

Analyzing generic Entity <xldelay> (Architecture <behavior>).
	d_width = 16
	d_bin_pt = 8
	d_arith = 2
	q_width = 16
	q_bin_pt = 8
	q_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	rst_arith = 1
	latency = 1
	reg_retiming = <u>0
Entity <xldelay> analyzed. Unit <xldelay3> generated.

Analyzing generic Entity <synth_reg> (Architecture <structural>).
	width = 16
	latency = 1
Entity <synth_reg> analyzed. Unit <synth_reg6> generated.

Analyzing generic Entity <srl17e> (Architecture <structural>).
	width = 16
	latency = 1
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <srl17e> analyzed. Unit <srl17e7> generated.

Analyzing generic Entity <alone2_kd> (Architecture <behavior>).
	core_name0 = "multiplier_spartan2_6_0_741889f5f570cd27"
	a_width = 9
	a_bin_pt = 4
	a_arith = 2
	b_width = 4
	b_bin_pt = 4
	b_arith = 2
	p_width = 25
	p_bin_pt = 8
	p_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	latency = 0
	multsign = 2
	quantization = 1
	overflow = 1
	extra_registers = 0
	c_a_width = 9
	c_b_width = 12
	c_a_type = 0
	c_b_type = 1
	c_type = 0
	c_pipelined = 0
	bram_addr_width = 8
	c_baat = 9
	c_mult_type = 2
	c_has_q = 0
	c_has_nd = 0
	c_has_o = 1
	oversample = 1
	const_bin_pt = 4
	c_reg_inputs = 0
	c_enable_rlocs = 1
	c_b_value_hi = 0
	c_b_value_low = 3120
	c_has_b = 0
	c_has_loadb = 0
	c_b_constant = 1
	c_mem_type = 0
	c_output_width = 25
	c_output_hold = 0
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_kd> analyzed. Unit <alone2_kd> generated.

Analyzing generic Entity <alone2_kd> (Architecture <behavior>).
	core_name0 = "multiplier_spartan2_6_0_e880a1b4a8ae9201"
	a_width = 16
	a_bin_pt = 8
	a_arith = 2
	b_width = 4
	b_bin_pt = 16
	b_arith = 2
	p_width = 32
	p_bin_pt = 24
	p_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	latency = 0
	multsign = 2
	quantization = 1
	overflow = 1
	extra_registers = 0
	c_a_width = 16
	c_b_width = 3
	c_a_type = 0
	c_b_type = 1
	c_type = 0
	c_pipelined = 0
	bram_addr_width = 8
	c_baat = 16
	c_mult_type = 2
	c_has_q = 0
	c_has_nd = 0
	c_has_o = 1
	oversample = 1
	const_bin_pt = 16
	c_reg_inputs = 0
	c_enable_rlocs = 1
	c_b_value_hi = 0
	c_b_value_low = 7
	c_has_b = 0
	c_has_loadb = 0
	c_b_constant = 1
	c_mem_type = 0
	c_output_width = 32
	c_output_hold = 0
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_kd> analyzed. Unit <alone2_kd4> generated.

Analyzing generic Entity <alone2_kd> (Architecture <behavior>).
	core_name0 = "multiplier_spartan2_6_0_45d7b402c1ef3689"
	a_width = 8
	a_bin_pt = 4
	a_arith = 2
	b_width = 4
	b_bin_pt = 10
	b_arith = 2
	p_width = 24
	p_bin_pt = 14
	p_arith = 2
	rst_width = 1
	rst_bin_pt = 0
	rst_arith = 1
	en_width = 1
	en_bin_pt = 0
	en_arith = 1
	latency = 0
	multsign = 2
	quantization = 1
	overflow = 1
	extra_registers = 0
	c_a_width = 8
	c_b_width = 13
	c_a_type = 0
	c_b_type = 1
	c_type = 0
	c_pipelined = 0
	bram_addr_width = 8
	c_baat = 8
	c_mult_type = 2
	c_has_q = 0
	c_has_nd = 0
	c_has_o = 1
	oversample = 1
	const_bin_pt = 10
	c_reg_inputs = 0
	c_enable_rlocs = 1
	c_b_value_hi = 0
	c_b_value_low = 4475
	c_has_b = 0
	c_has_loadb = 0
	c_b_constant = 1
	c_mem_type = 0
	c_output_width = 24
	c_output_hold = 0
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alone2_kd> analyzed. Unit <alone2_kd5> generated.

Analyzing generic Entity <xlsl2slv> (Architecture <behavior>).
	dout_width = 1
	dout_bin_pt = 0
	dout_arith = 1
Entity <xlsl2slv> analyzed. Unit <xlsl2slv> generated.

Analyzing Entity <alone2_clock_driver> (Architecture <structural>).
WARNING:Xst:753 - C:/MATLAB6p5/work/xalone2/alone2_files.vhd line 3072: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <alone2_clock_driver> analyzed. Unit <alone2_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> (Architecture <behavior>).
	period = 1
	use_bufg = <u>0
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init> (Architecture <structural>).
	width = 1
	init_index = 0
	init_value = <u>0000
	latency = 1
Entity <synth_reg_w_init> analyzed. Unit <synth_reg_w_init> generated.

Analyzing generic Entity <single_reg_w_init> (Architecture <structural>).
	width = 1
	init_index = 0
	init_value = <u>0000
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <single_reg_w_init> analyzed. Unit <single_reg_w_init> generated.

Analyzing Entity <xlclkprobe> (Architecture <behavior>).
Entity <xlclkprobe> analyzed. Unit <xlclkprobe> generated.


Reading constraint file .\alone2_clk_wrapper.xcf.
XCF parsing done.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <single_reg_w_init>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <single_reg_w_init> synthesized.


Synthesizing Unit <synth_reg_w_init>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <synth_reg_w_init> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned.
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <srl17e7>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <srl17e7> synthesized.


Synthesizing Unit <synth_reg6>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clr> is never used.
Unit <synth_reg6> synthesized.


Synthesizing Unit <srl17e>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <srl17e> synthesized.


Synthesizing Unit <synth_reg>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clr> is never used.
Unit <synth_reg> synthesized.


Synthesizing Unit <xlsl2slv>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <xlsl2slv> synthesized.


Synthesizing Unit <alone2_kd5>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <core_clk> is never used.
WARNING:Xst:647 - Input <core_clr> is never used.
WARNING:Xst:646 - Signal <nd> is assigned but never used.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
Unit <alone2_kd5> synthesized.


Synthesizing Unit <alone2_kd4>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <core_clk> is never used.
WARNING:Xst:647 - Input <core_clr> is never used.
WARNING:Xst:646 - Signal <nd> is assigned but never used.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
Unit <alone2_kd4> synthesized.


Synthesizing Unit <alone2_kd>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <core_clk> is never used.
WARNING:Xst:647 - Input <core_clr> is never used.
WARNING:Xst:646 - Signal <nd> is assigned but never used.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
Unit <alone2_kd> synthesized.


Synthesizing Unit <xldelay3>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <xldelay3> synthesized.


Synthesizing Unit <xldelay>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <xldelay> synthesized.


Synthesizing Unit <alone2_addsub12>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <c_in<0>> is never used.
WARNING:Xst:1780 - Signal <override> is never used or assigned.
WARNING:Xst:646 - Signal <core_s<42:28>> is assigned but never used.
WARNING:Xst:646 - Signal <core_s<19:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <full_s> is never used or assigned.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used.
Unit <alone2_addsub12> synthesized.


Synthesizing Unit <alone2_addsub11>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <c_in<0>> is never used.
WARNING:Xst:1780 - Signal <override> is never used or assigned.
WARNING:Xst:646 - Signal <core_s<16>> is assigned but never used.
WARNING:Xst:1780 - Signal <full_s> is never used or assigned.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used.
Unit <alone2_addsub11> synthesized.


Synthesizing Unit <alone2_addsub10>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <c_in<0>> is never used.
WARNING:Xst:1780 - Signal <override> is never used or assigned.
WARNING:Xst:1780 - Signal <full_s> is never used or assigned.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used.
Unit <alone2_addsub10> synthesized.


Synthesizing Unit <alone2_addsub1>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <c_in<0>> is never used.
WARNING:Xst:1780 - Signal <override> is never used or assigned.
WARNING:Xst:1780 - Signal <full_s> is never used or assigned.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used.
Unit <alone2_addsub1> synthesized.


Synthesizing Unit <xlclkprobe>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <clr> is never used.
WARNING:Xst:647 - Input <ce> is never used.
Unit <xlclkprobe> synthesized.


Synthesizing Unit <alone2_clock_driver>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
WARNING:Xst:647 - Input <sysce> is never used.
Unit <alone2_clock_driver> synthesized.


Synthesizing Unit <alone2>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_files.vhd.
Unit <alone2> synthesized.


Synthesizing Unit <alone2_clk_wrapper>.
    Related source file is C:/MATLAB6p5/work/xalone2/alone2_clk_wrapper.vhd.
WARNING:Xst:647 - Input <ce> is never used.
Unit <alone2_clk_wrapper> synthesized.

WARNING:Xst:524 - All outputs of the instance <clr_reg> of the block <synth_reg_w_init> are unconnected in block <xlclockdriver>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <xlclkprobe_x_0> of the block <xlclkprobe> are unconnected in block <alone2_clk_wrapper>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: Executing edif2ngd -noa "adder_subtracter_spartan2_6_0_20d492340947cbb3.edn" "adder_subtracter_spartan2_6_0_20d492340947cbb3.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "adder_subtracter_spartan2_6_0_20d492340947cbb3.ngo"...
Launcher: Executing edif2ngd -noa "adder_subtracter_spartan2_6_0_23786a6ca9307430.edn" "adder_subtracter_spartan2_6_0_23786a6ca9307430.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "adder_subtracter_spartan2_6_0_23786a6ca9307430.ngo"...
Launcher: Executing edif2ngd -noa "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.edn" "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.ngo"...
Launcher: Executing edif2ngd -noa "adder_subtracter_spartan2_6_0_76b75f709cf09b35.edn" "adder_subtracter_spartan2_6_0_76b75f709cf09b35.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "adder_subtracter_spartan2_6_0_76b75f709cf09b35.ngo"...
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_741889f5f570cd27.edn" "multiplier_spartan2_6_0_741889f5f570cd27.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "multiplier_spartan2_6_0_741889f5f570cd27.ngo"...
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_e880a1b4a8ae9201.edn" "multiplier_spartan2_6_0_e880a1b4a8ae9201.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "multiplier_spartan2_6_0_e880a1b4a8ae9201.ngo"...
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_45d7b402c1ef3689.edn" "multiplier_spartan2_6_0_45d7b402c1ef3689.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to "multiplier_spartan2_6_0_45d7b402c1ef3689.ngo"...
Loading core <adder_subtracter_spartan2_6_0_20d492340947cbb3> for timing and area information for instance <core_instance0>.
Loading core <adder_subtracter_spartan2_6_0_23786a6ca9307430> for timing and area information for instance <core_instance2>.
Loading core <adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0> for timing and area information for instance <core_instance4>.
Loading core <adder_subtracter_spartan2_6_0_76b75f709cf09b35> for timing and area information for instance <core_instance6>.
Loading core <multiplier_spartan2_6_0_741889f5f570cd27> for timing and area information for instance <core_instance0>.
Loading core <multiplier_spartan2_6_0_e880a1b4a8ae9201> for timing and area information for instance <core_instance2>.
Loading core <multiplier_spartan2_6_0_45d7b402c1ef3689> for timing and area information for instance <core_instance4>.

Optimizing unit <alone2_clk_wrapper> ...
Loading device for application Xst from file 'v50.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Annotating constraints using XCF file '.\alone2_clk_wrapper.xcf'
XCF parsing done.
Found area constraint ratio of 100 (+ 5) on block alone2_clk_wrapper, actual ratio is 19.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50pq208-6 

 Number of Slices:                     151  out of    768    19%  
 Number of Slice Flip Flops:            24  out of   1536     1%  
 Number of 4 input LUTs:               255  out of   1536    16%  
 Number of bonded IOBs:                 16  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.045ns (Maximum Frequency: 198.216MHz)
   Minimum input arrival time before clock: 6.413ns
   Maximum output required time after clock: 23.683ns
   Maximum combinational path delay: 25.051ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd c:\matlab6p5\work\xalone2/_ngo -i -p
xc2s50-pq208-6 alone2_clk_wrapper.ngc alone2_clk_wrapper.ngd 

Reading NGO file "C:/MATLAB6p5/work/xalone2/alone2_clk_wrapper.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa
"adder_subtracter_spartan2_6_0_20d492340947cbb3.edn"
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_20d492340947cbb3.n
go"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/adder_subtracter_spartan2_6_0_20d492340947cbb3.n
go"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_20d492340947cbb3.n
go"...
C_ADDSUB_V6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa
"adder_subtracter_spartan2_6_0_23786a6ca9307430.edn"
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_23786a6ca9307430.n
go"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/adder_subtracter_spartan2_6_0_23786a6ca9307430.n
go"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_23786a6ca9307430.n
go"...
C_ADDSUB_V6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa
"adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.edn"
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.n
go"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.n
go"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0.n
go"...
C_ADDSUB_V6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa
"adder_subtracter_spartan2_6_0_76b75f709cf09b35.edn"
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_76b75f709cf09b35.n
go"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/adder_subtracter_spartan2_6_0_76b75f709cf09b35.n
go"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\adder_subtracter_spartan2_6_0_76b75f709cf09b35.n
go"...
C_ADDSUB_V6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_741889f5f570cd27.edn"
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_741889f5f570cd27.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/multiplier_spartan2_6_0_741889f5f570cd27.ngo"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_741889f5f570cd27.ngo"...
mult_gen_v6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_e880a1b4a8ae9201.edn"
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_e880a1b4a8ae9201.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/multiplier_spartan2_6_0_e880a1b4a8ae9201.ngo"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_e880a1b4a8ae9201.ngo"...
mult_gen_v6_0, Coregen 6.2i
Launcher: Executing edif2ngd -noa "multiplier_spartan2_6_0_45d7b402c1ef3689.edn"
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_45d7b402c1ef3689.ngo"
INFO:NgdBuild - Release 6.2i - edif2ngd G.28
INFO:NgdBuild - Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Writing the design to
"c:/matlab6p5/work/xalone2/_ngo/multiplier_spartan2_6_0_45d7b402c1ef3689.ngo"...
Loading design module
"c:\matlab6p5\work\xalone2\_ngo\multiplier_spartan2_6_0_45d7b402c1ef3689.ngo"...
mult_gen_v6_0, Coregen 6.2i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub3_core_instance4/S(16)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(0)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(1)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(2)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(3)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(4)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(5)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(6)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(7)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(8)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(9)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(10)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(11)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(12)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(13)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(14)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(15)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(16)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(17)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(18)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(19)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(28)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(29)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(30)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(31)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(32)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(33)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(34)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(35)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(36)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(37)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(38)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(39)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(40)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(41)' has
   no load
WARNING:NgdBuild:454 - logical net 'alone2_top_addsub4_core_instance6/S(42)' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  36

Total memory usage is 38764 kilobytes

Writing NGD file "alone2_clk_wrapper.ngd" ...

Writing NGDBUILD log file "alone2_clk_wrapper.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s50pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        16 out of  1,536    1%
  Number of 4 input LUTs:           165 out of  1,536   10%
Logic Distribution:
    Number of occupied Slices:                          89 out of    768   11%
    Number of Slices containing only related logic:     89 out of     89  100%
    Number of Slices containing unrelated logic:         0 out of     89    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          172 out of  1,536   11%
      Number used as logic:                       165
      Number used as a route-thru:                  7
   Number of bonded IOBs:            16 out of    140   11%
      IOB Flip Flops:                               8
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

   Number of RPM macros:            6
Total equivalent gate count for design:  1,770
Additional JTAG gate count for IOBs:  816
Peak Memory Usage:  60 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "alone2_clk_wrapper_map.mrp" for details.
Completed process "Map".

Mapping Module alone2_clk_wrapper . . .
MAP command line:
map -intstyle ise -p xc2s50-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o alone2_clk_wrapper_map.ncd alone2_clk_wrapper.ngd alone2_clk_wrapper.pcf
Mapping Module alone2_clk_wrapper: DONE



Started process "Place & Route".





Constraints file: alone2_clk_wrapper.pcf

Loading device database for application Par from file
"alone2_clk_wrapper_map.ncd".
   "alone2_clk_wrapper" is an NCD, version 2.38, device xc2s50, package pq208,
speed -6
Loading device for application Par from file 'v50.nph' in environment C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-12-13.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            16 out of 140    11%
      Number of LOCed External IOBs    0 out of 16      0%

   Number of SLICEs                   89 out of 768    11%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:9897e7) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
..
.
Phase 5.8 (Checksum:9a8ae3) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file alone2_clk_wrapper.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 470 unrouted;       REAL time: 2 secs 

Phase 2: 454 unrouted;       REAL time: 2 secs 

Phase 3: 102 unrouted;       REAL time: 2 secs 

Phase 4: 102 unrouted; (0)      REAL time: 2 secs 

Phase 5: 102 unrouted; (0)      REAL time: 2 secs 

Phase 6: 102 unrouted; (0)      REAL time: 2 secs 

Phase 7: 0 unrouted; (0)      REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   16   |  0.107     |  0.450      |
+----------------------------+----------+--------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk_cb20dc04 = PERIOD TIMEGRP "clk_cb2 | 100.000ns  | 4.641ns    | 8    
  0dc04"  100 nS   HIGH 50.000000 %         |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  53 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file alone2_clk_wrapper.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".

WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.
WARNING:SpeedCalc:42 - Cannot find referenced model "bel_d_min_period".  This
   generally indicates that there is an inconsistency between versions of the
   speed and device data files.  Please check to ensure that the XILINX
   environment variable is set correctly, if the MYXILINX variable is set, make
   sure that it is pointing to patch files that are compatable with the version
   of software that the XILINX variable points to.

Analysis completed Tue Jul 12 13:53:15 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module alone2_clk_wrapper . . .
PAR command line: par -w -intstyle ise -ol std -t 1 alone2_clk_wrapper_map.ncd alone2_clk_wrapper.ncd alone2_clk_wrapper.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
ERROR: VSim failed to simulate annotated testbench

Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv1_tbw.ado 
listening on address 127.0.0.1 port 1200
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv1_tbw
# -- Compiling architecture testbench_arch of tv1_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv1_tbw
# -- Loading architecture testbench_arch of tv1_tbw
# vsim -lib work -t 1ps tv1_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv1_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv1_tbw/line__81 File: tv1_tbw.ant
# Break at tv1_tbw.ant line 120
# Stopped at tv1_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv1_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv1_tbw
# -- Compiling architecture testbench_arch of tv1_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv1_tbw
# -- Loading architecture testbench_arch of tv1_tbw
# vsim -lib work -t 1ps tv1_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv1_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv1_tbw/line__81 File: tv1_tbw.ant
# Break at tv1_tbw.ant line 120
# Stopped at tv1_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv2_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv2_tbw
# -- Compiling architecture testbench_arch of tv2_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv2_tbw
# -- Loading architecture testbench_arch of tv2_tbw
# vsim -lib work -t 1ps tv2_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv2_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv2_tbw/line__81 File: tv2_tbw.ant
# Break at tv2_tbw.ant line 120
# Stopped at tv2_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv0_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv0_tbw
# -- Compiling architecture testbench_arch of tv0_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv0_tbw
# -- Loading architecture testbench_arch of tv0_tbw
# vsim -lib work -t 1ps tv0_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv0_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv0_tbw/line__81 File: tv0_tbw.ant
# Break at tv0_tbw.ant line 120
# Stopped at tv0_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5429 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 100 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 97
# Stopped at tv3_tbw.ant line 97 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5429 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 100 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 97
# Stopped at tv3_tbw.ant line 97 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5429 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 100 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 97
# Stopped at tv3_tbw.ant line 97 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5429 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 100 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 97
# Stopped at tv3_tbw.ant line 97 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv4_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv4_tbw
# -- Compiling architecture testbench_arch of tv4_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv4_tbw
# -- Loading architecture testbench_arch of tv4_tbw
# vsim -lib work -t 1ps tv4_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv4_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv4_tbw/line__81 File: tv4_tbw.ant
# Break at tv4_tbw.ant line 120
# Stopped at tv4_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------



Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv4_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv4_tbw
# -- Compiling architecture testbench_arch of tv4_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv4_tbw
# -- Loading architecture testbench_arch of tv4_tbw
# vsim -lib work -t 1ps tv4_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv4_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv4_tbw/line__81 File: tv4_tbw.ant
# Break at tv4_tbw.ant line 120
# Stopped at tv4_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------



Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5429 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 100 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 97
# Stopped at tv3_tbw.ant line 97 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv3_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv3_tbw
# -- Compiling architecture testbench_arch of tv3_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv3_tbw
# -- Loading architecture testbench_arch of tv3_tbw
# vsim -lib work -t 1ps tv3_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv3_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv3_tbw/line__81 File: tv3_tbw.ant
# Break at tv3_tbw.ant line 120
# Stopped at tv3_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv5_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv5_tbw
# -- Compiling architecture testbench_arch of tv5_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv5_tbw
# -- Loading architecture testbench_arch of tv5_tbw
# vsim -lib work -t 1ps tv5_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv5_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5442 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 810 ns  Iteration: 0  Process: /tv5_tbw/line__81 File: tv5_tbw.ant
# Break at tv5_tbw.ant line 117
# Stopped at tv5_tbw.ant line 117 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv6_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv6_tbw
# -- Compiling architecture testbench_arch of tv6_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv6_tbw
# -- Loading architecture testbench_arch of tv6_tbw
# vsim -lib work -t 1ps tv6_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv6_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv6_tbw/line__81 File: tv6_tbw.ant
# Break at tv6_tbw.ant line 120
# Stopped at tv6_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv7_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv7_tbw
# -- Compiling architecture testbench_arch of tv7_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv7_tbw
# -- Loading architecture testbench_arch of tv7_tbw
# vsim -lib work -t 1ps tv7_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv7_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5442 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 810 ns  Iteration: 0  Process: /tv7_tbw/line__81 File: tv7_tbw.ant
# Break at tv7_tbw.ant line 117
# Stopped at tv7_tbw.ant line 117 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv8_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv8_tbw
# -- Compiling architecture testbench_arch of tv8_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv8_tbw
# -- Loading architecture testbench_arch of tv8_tbw
# vsim -lib work -t 1ps tv8_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv8_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv8_tbw/line__81 File: tv8_tbw.ant
# Break at tv8_tbw.ant line 120
# Stopped at tv8_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv9_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv9_tbw
# -- Compiling architecture testbench_arch of tv9_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv9_tbw
# -- Loading architecture testbench_arch of tv9_tbw
# vsim -lib work -t 1ps tv9_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv9_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv9_tbw/line__81 File: tv9_tbw.ant
# Break at tv9_tbw.ant line 120
# Stopped at tv9_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv10_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv10_tbw
# -- Compiling architecture testbench_arch of tv10_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv10_tbw
# -- Loading architecture testbench_arch of tv10_tbw
# vsim -lib work -t 1ps tv10_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv10_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv10_tbw/line__81 File: tv10_tbw.ant
# Break at tv10_tbw.ant line 120
# Stopped at tv10_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv11_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv11_tbw
# -- Compiling architecture testbench_arch of tv11_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv11_tbw
# -- Loading architecture testbench_arch of tv11_tbw
# vsim -lib work -t 1ps tv11_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv11_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv11_tbw/line__81 File: tv11_tbw.ant
# Break at tv11_tbw.ant line 120
# Stopped at tv11_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv12_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv12_tbw
# -- Compiling architecture testbench_arch of tv12_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv12_tbw
# -- Loading architecture testbench_arch of tv12_tbw
# vsim -lib work -t 1ps tv12_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv12_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv12_tbw/line__81 File: tv12_tbw.ant
# Break at tv12_tbw.ant line 120
# Stopped at tv12_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv13_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv13_tbw
# -- Compiling architecture testbench_arch of tv13_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv13_tbw
# -- Loading architecture testbench_arch of tv13_tbw
# vsim -lib work -t 1ps tv13_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv13_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv13_tbw/line__81 File: tv13_tbw.ant
# Break at tv13_tbw.ant line 120
# Stopped at tv13_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv14_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv14_tbw
# -- Compiling architecture testbench_arch of tv14_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv14_tbw
# -- Loading architecture testbench_arch of tv14_tbw
# vsim -lib work -t 1ps tv14_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv14_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv14_tbw/line__81 File: tv14_tbw.ant
# Break at tv14_tbw.ant line 120
# Stopped at tv14_tbw.ant line 120 


Project Navigator Auto-Make Log File
-------------------------------------


Launching Application for process "Generate Expected Simulation Results".

Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 5.7g

# do tv15_tbw.ado 
listening on address 127.0.0.1 port 1200
# ** Warning: (vlib-34) Library already exists at "work".
# resume
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package conv_pkg
# -- Compiling package body conv_pkg
# -- Loading package conv_pkg
# -- Compiling package clock_pkg
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity srl17e
# -- Compiling architecture structural of srl17e
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Loading entity srl16e
# -- Loading entity fde
# -- Compiling entity synth_reg
# -- Compiling architecture structural of synth_reg
# -- Loading entity srl17e
# -- Compiling entity synth_reg_reg
# -- Compiling architecture behav of synth_reg_reg
# -- Compiling entity single_reg_w_init
# -- Compiling architecture structural of single_reg_w_init
# -- Loading entity fdre
# -- Loading entity fdse
# -- Compiling entity synth_reg_w_init
# -- Compiling architecture structural of synth_reg_w_init
# -- Loading entity single_reg_w_init
# -- Loading package clock_pkg
# -- Compiling entity xlclkprobe
# -- Compiling architecture behavior of xlclkprobe
# -- Compiling entity xlclockdriver
# -- Compiling architecture behavior of xlclockdriver
# -- Loading entity synth_reg_w_init
# -- Loading entity bufg
# -- Compiling entity xlclockgenerator
# -- Compiling architecture structural of xlclockgenerator
# -- Loading entity dcm
# -- Loading entity bufgmux
# -- Compiling entity xlsl2slv
# -- Compiling architecture behavior of xlsl2slv
# -- Compiling entity xlslv2sl
# -- Compiling architecture behavior of xlslv2sl
# -- Compiling entity synth_addsub
# -- Compiling architecture behavior of synth_addsub
# -- Loading entity synth_reg
# -- Compiling entity alone2_addsub1
# -- Compiling architecture behavior of alone2_addsub1
# -- Loading entity synth_addsub
# WARNING[1]: alone2_files.vhd(1481): No default binding for component: "adder_subtracter_spartan2_6_0_20d492340947cbb3". (No entity named "adder_subtracter_spartan2_6_0_20d492340947cbb3" was found)
# -- Loading package prims_constants_v6_0
# -- Loading package prims_utils_v6_0
# -- Loading package c_reg_fd_v6_0_comp
# -- Loading entity c_addsub_v6_0
# WARNING[1]: alone2_files.vhd(1544): No default binding for component: "adder_subtracter_spartan2_6_0_23786a6ca9307430". (No entity named "adder_subtracter_spartan2_6_0_23786a6ca9307430" was found)
# WARNING[1]: alone2_files.vhd(1607): No default binding for component: "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0". (No entity named "adder_subtracter_spartan2_6_0_8c3a892e3c6c3ed0" was found)
# WARNING[1]: alone2_files.vhd(1670): No default binding for component: "adder_subtracter_spartan2_6_0_76b75f709cf09b35". (No entity named "adder_subtracter_spartan2_6_0_76b75f709cf09b35" was found)
# -- Compiling entity alone2_kd
# -- Compiling architecture behavior of alone2_kd
# WARNING[1]: alone2_files.vhd(1984): No default binding for component: "multiplier_spartan2_6_0_741889f5f570cd27". (No entity named "multiplier_spartan2_6_0_741889f5f570cd27" was found)
# -- Loading package mult_const_pkg_v6_0
# -- Loading package mult_gen_v6_0_non_seq_comp
# -- Loading package mult_gen_v6_0_seq_comp
# -- Loading package parm_v6_0_services
# -- Loading package ccm_v6_0_services
# -- Loading package sqm_v6_0_services
# -- Loading package mult_gen_v6_0_services
# -- Loading entity mult_gen_v6_0
# WARNING[1]: alone2_files.vhd(2037): No default binding for component: "multiplier_spartan2_6_0_e880a1b4a8ae9201". (No entity named "multiplier_spartan2_6_0_e880a1b4a8ae9201" was found)
# WARNING[1]: alone2_files.vhd(2090): No default binding for component: "multiplier_spartan2_6_0_45d7b402c1ef3689". (No entity named "multiplier_spartan2_6_0_45d7b402c1ef3689" was found)
# -- Compiling entity xldelay
# -- Compiling architecture behavior of xldelay
# -- Loading entity synth_reg_reg
# -- Compiling entity alone2
# -- Compiling architecture structural of alone2
# -- Loading entity alone2_addsub1
# -- Loading entity xldelay
# -- Loading entity alone2_kd
# -- Loading entity xlsl2slv
# -- Compiling entity alone2_clock_driver
# -- Compiling architecture structural of alone2_clock_driver
# -- Loading entity xlclockdriver
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Compiling entity alone2_clk_wrapper
# -- Compiling architecture structural of alone2_clk_wrapper
# -- Loading entity alone2
# -- Loading entity alone2_clock_driver
# -- Loading entity xlclkprobe
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package conv_pkg
# -- Loading package clock_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity tv15_tbw
# -- Compiling architecture testbench_arch of tv15_tbw
# -- Loading entity alone2_clk_wrapper
# -- Compiling configuration alone2_clk_wrapper_cfg
# -- Loading entity tv15_tbw
# -- Loading architecture testbench_arch of tv15_tbw
# vsim -lib work -t 1ps tv15_tbw 
# Loading C:/Modeltech_xe_starter/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.numeric_std(body)
# Loading work.conv_pkg(body)
# Loading work.clock_pkg
# Loading C:/Modeltech_xe_starter/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_textio(body)
# Loading work.tv15_tbw(testbench_arch)
# Loading work.alone2_clk_wrapper(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_arith(body)
# Loading work.alone2(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_constants_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.prims_utils_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_reg_fd_v6_0_comp
# Loading work.alone2_addsub1(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.c_addsub_v6_0(behavioral)
# Loading work.xldelay(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_timing(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.synth_reg(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../ieee.vital_primitives(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.vpkg(body)
# Loading work.srl17e(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fde(fde_v)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_const_pkg_v6_0
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_seq_comp
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.parm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.ccm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.sqm_v6_0_services(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_services(body)
# Loading work.alone2_kd(behavior)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_pkg_v6_0(body)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0(behavioral)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/xilinxcorelib.mult_gen_v6_0_non_seq(behavioral)
# Loading work.xlsl2slv(behavior)
# Loading work.alone2_clock_driver(structural)
# Loading work.xlclockdriver(behavior)
# Loading work.synth_reg_w_init(structural)
# Loading work.single_reg_w_init(structural)
# Loading C:/Modeltech_xe_starter/win32xoem/../xilinx/vhdl/unisim.fdre(fdre_v)
# Loading work.xlclkprobe(behavior)
# WARNING: Design size of 5444 statements or 19 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# ** Failure: Success! Simulation for annotation completed
#    Time: 910 ns  Iteration: 0  Process: /tv15_tbw/line__81 File: tv15_tbw.ant
# Break at tv15_tbw.ant line 120
# Stopped at tv15_tbw.ant line 120 

